High performance p-and n-type single-walled carbon nanotube (SWNT) field-effect transistors (FETs) are obtained by using high and low work function metals, Pd and A1 as sourcehain (SD) electrodes respectively. Ohmic contacts made to chemically intrinsic SWNTs, with no or small Schottky baniers (SB), afford high ON-state currents up to 20 pA per tube. The lack of significant Fermi-level pinning at the nanotube-metal interfaces allows for fine-tuning of the barrier heights for p-and n-channel conductions by changing the contact metals. The air-stable p-and n-FETs thus obtained can be used for complementary nanoekctronics, as demonstrated with the fabrication of an inverter. Other important issues regarding nanotube FETs including hysteresis, OFF-state leak currents, choice of nanotube diameter, and threshold voltage control are discussed.
Introduction
There has been much progress recently in the fabrication, understanding and exploring the performance limits of SWNT-FETs (1-7). Much effort is still needed to address some of the issues key to potential CMOS applications of nanotubes, including t h e strategies to fabricate stable and robust complementary FETs, formation of reliable ohmic contacts for high current delivery capability, and transistor scaling effects such as OFF-state leakage. The current work addresses some aspects of these issues and presents the highest performance p-and n-type SWNT-FETs made to date by applying the appropriate SD contact metals.
Device Fabrication
The SWNT devices used for this work were obtained by patterned chemical vapor deposition (CVD) of SWNTs on Si/SiOz substrates followed by metal S i D contact formation (8). Degenerately p-doped Si was used as the bottom gate and thermal SiOl (bX -IO nm) was used as the gate dielectric ( Fig. 1) . For all of the devices, the SD distance, or the channel length, was L -3 pm, the devices were passivated by PMMA (9) , and the individual SWNTs in the FETs had diameters in the range of d -2 to 3 nm (band gap E, -0.45 to 0.3 eV). It is important to note that tube diameter is critical to transport and contact properties of SWNT-FETs since E, scales with l/d.
p-type FETs with Pd Ohmic Coutacts
We have taken systematic efforts to investigate various metals for SD electrodes (top-contact) in order to optimize the contacts for SWNT-FETs. As recently reported (I), among the other metals tested, including Pd, Ti, TUAu (Fig. 2) . The MOSFET square law model fits well the device output characteristics for Ios below -10 pA (or the onset of optical phonon scattering) with a hole mobility of -3400 cm*N.s (Fig. 2b) (Fig. 4) . Square law fitting (Fig. 4b ) yields an electron mobility of p, -3750 cm2Ns. The maximum saturation current for the n-FETs is -IO pA (-3600 pA/pm), the highest reported to date for SWNT n-FETs, but not as high as the p-FETs with Pd contacts. This suggests slight SBs to the conduction bands of SWNTs may still exist with AI contacts. The existence of small SB in the n-FET is also evidenced in the temperature dependent characteristics of the device ( Fig. 2a inset) , which is responsible for the high current delivery capability (25 pA is the optical phonon scattering limit for SWNT) and MOSFET-like operation. At the AI-SWNT contacts, small SBs exist which limits the nchannel current to -IO pA (large SB to the p-channel, Fig. 4a inset). Due to the existence of small SBs, p, , -3750 cm2Ns is only a rough estimate for the lower limit of the electron mobility.
It is found that the contact metal work function is only a phenomenological parameter, useful to a limited extent in guiding the choice of metals for ohmic contach to SWNTs .
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Importance of Hysteresis Elimination The SWNT-FETs presented here, exhibit no appreciable hysteresis in the current vs. gate voltage sweeps due to PMMA passivation to remove surface water molecules (9), leading to believable carrier mobilities (kh -3400 cm*N.s; pn -3750 cm2N.s). Mobility values extracted for devices without passivation can be up to 20,000 cm2N.s depending on the branch of the hysteretic Ios-VG, curves used for the analysis. Elimination of hysteresis is, therefore, essential to understanding the intrinsic transport properties of semiconducting SWNT-FETs, as illustrated in detail earlier (9) . Mobilities reported for nanotubes are credible only if surface passivation is used to remove charges induced by simple chemical environment factors. Furthermore, the operating threshold voltage of nanotube FETs is precisely extracted only when the un-controlled hysteresis effects are eliminated.
Another important phennmenon that we have observed upon PMMA passivation is that the ON-state conductance of the pFETs typically increases by -50% or more (Fig. 3) , accompanied by the hysteresis elimination. This may be attributed to the screening of the gate electric fields by the surrounding polar water molecules, resulting in less effective gating of the nanotubes. It is also possible that water removal at the Pd-SWNT contacts restores the work function of Pd to a slightly higher value than that when the water molecules are adsorbed at the contacts.
Critical Aspects Regarding Diameter, OFF States and Ambipolar Behavior It has been shown that when the dielectric thickness and channel length are aggressively scaled down, mid-gap SB nanotube FETs and ohmically Pd contacted SWNT-FETs with zero SB both exhibit high leak currents, low ON/OFF ratios, and ambipolar characteristics (IO). These are undesired for CMOS applications. The situation becomes worse for larger diameter (small band gap) nanotubes. The ambipolar characteristics and high leak currents in the OFFstates are due to the tunneling currents through the thin SBs (SB width -bx) in the OFF-states. Here, our p-and n-FETs with d=2-3 nm SWNTs and b,-lO nm admittedly exhibit noticeable leak currents due to the thin oxide, and will show stronger ambipolar behavior when b. is fiuther reduced. Thus far, high ON current requires ohmic contacts that are accessible only with d>-2 nm tubes. Low OFF-current requires not only reasonably large band gaps, but also innovative device structure designs. This is an issue that begins to be tackled theoretically (ll,l2). Most recently, we have identified experimental approaches to solve this be achieved by tuning the gate material with proper work function. We are currently working towards achieving this goal.
Complementary Logic The ability to obtain high performance n-and p-FETs by changing the S D metal type allows for simple demonstration of complementary nanotube circuits. Fig. 6a shows the IDS- 
